Vellore Institute of Technology (VIT) University invited applications for recruitment to the post of Junior Research Fellow for DST funded project at the Power System Division School of Electrical Engineering, VIT University, Vellore. The candidates eligible for the post can e-mail their resume before 15 November 2014.
Last Date for sending e-mail: 15 November 2014
Details of the Post
“Modeling, Analysis and Implementation of a Multilevel Multi-string Grid Tie Inverter for Medium Scale Grid Connected Photovoltaic System"
Rs.16000/-per month + 20% HRA for the first two years and Rs. 18,000/-per month + 10% HRA for third year
M.E or M.Tech in Electrical Engineering with strong background in Power Systems and Power Electronics preferably qualified in GATE.
How to Apply
Interested candidates have to send their detailed resume with details of qualifications and latest passport size photo by post to Dr. Sarat Kumar Sahoo, Associate Professor, Room No. 532-F, Technology Tower, School of Electrical Engineering, VIT University, Vellore-632014, Tamilnadu, by post with a superscript on the envelope “Junior Research Fellow- DST” or by email to firstname.lastname@example.org on or before 15 November 2014.
DISCLAIMER: JPL and its affiliates shall have no liability for any views, thoughts and comments expressed on this article.